

## 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM

#### **Features**

- · Supports 133 MHz bus operations
- 2M x 36/4M x 18/1M x 72 common IO
- 3.3V core power supply (V<sub>DD</sub>)
- 2.5V or 3.3V I/O supply  $(V_{DDQ})$
- · Fast clock-to-output times
  - 6.5 ns (133 MHz version)
- Provide high-performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- · Synchronous self timed write
- · Asynchronous output enable
- CY7C1481V33, CY7C1483V33 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non-Pb-free 165-ball FBGA package. CY7C1487V33 available in Pb-free and non-Pb-free 209 ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- · "ZZ" Sleep Mode option

## Functional Description[1]

The CY7C1481V33/CY7C1483V33/CY7C1487V33 is a 3.3V, 2M x 36/4M x 18/1M x 72 Synchronous Flow-through SRAM designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A two-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ( $\overline{\text{BW}}_{\text{X}}$  and  $\overline{\text{BWE}}$ ), and Global Write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

The CY7C1481V33/CY7C1483V33/CY7C1487V33 allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

The CY7C1481V33/CY7C1483V33/CY7C1487V33 operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.

### Selection Guide


	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.5	ns
Maximum Operating Current	335	305	mA
Maximum CMOS Standby Current	150	150	mA

#### Note


<sup>1.</sup> For best practices recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.



## Logic Block Diagram - CY7C1481V33 (2M x 36)




## Logic Block Diagram - CY7C1483V33 (4M x 18)






## Logic Block Diagram - CY7C1487V33 (1M x 72)





## **Pin Configurations**

#### 100-Pin TQFP Pinout





## Pin Configurations (continued)

## 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1481V33 (2M x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE <sub>1</sub>	$\overline{\text{BW}}_{\text{C}}$	$\overline{BW}_B$	$\overline{CE}_3$	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE <sub>2</sub>	$\overline{BW}_D$	$\overline{BW}_A$	CLK	GW	ŌE	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	$DQP_B$
D	DQ <sub>C</sub>	$DQ_C$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	DQ <sub>B</sub>	$DQ_B$
E	DQ <sub>C</sub>	$DQ_C$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
F	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
М	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	$DQP_A$
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	А

## CY7C1483V33 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ <sub>1</sub>	$\overline{BW}_B$	NC	$\overline{CE}_3$	BWE	ADSC	ADV	Α	Α
В	NC/144M	Α	CE <sub>2</sub>	NC	$\overline{BW}_A$	CLK	GW	ŌE	ADSP	Α	NC/576M
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	$DQP_A$
D	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
E	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
F	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
G	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
Н	NC	NC	NC	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
K	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
L	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
M	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
N	DQPB	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	А
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



## Pin Configurations (continued)

# 209-Ball FBGA (14 x 22 x 1.76 mm) Pinout CY7C1487V33 (1M × 72)

	1	2	3	4	5	6	7	8	9	10	11
Α	$DQ_G$	$DQ_G$	Α	CE <sub>2</sub>	ADSP	ADSC	ADV	Œ <sub>3</sub>	Α	DQ <sub>B</sub>	DQ <sub>B</sub>
В	$DQ_G$	$DQ_G$	BWS <sub>C</sub>	$\overline{\text{BWS}}_{\text{G}}$	NC/288M	BW	Α	BWS <sub>B</sub>	BWS <sub>F</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
С	$DQ_G$	$DQ_G$	BWS <sub>H</sub>	BWS <sub>D</sub>	NC/144M	CE <sub>1</sub>	NC/576M	BWS <sub>E</sub>	BWS <sub>A</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
D	$DQ_G$	$DQ_G$	V <sub>SS</sub>	NC	NC/1G	ŌE	GW	NC	V <sub>SS</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
E	$DQP_G$	DQP <sub>C</sub>	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	DQP <sub>F</sub>	DQP <sub>B</sub>
F	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>
G	DQ <sub>C</sub>	$DQ_C$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	DQ <sub>F</sub>	DQ <sub>F</sub>
Н	DQ <sub>C</sub>	$DQ_C$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$DQ_F$	DQ <sub>F</sub>
J	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQ <sub>F</sub>	DQ <sub>F</sub>
K	NC	NC	CLK	NC	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	NC	NC	NC
L	DQ <sub>H</sub>	$DQ_H$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	$DQ_A$	DQ <sub>A</sub>
М	DQ <sub>H</sub>	$DQ_H$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$DQ_A$	$DQ_A$
N	DQ <sub>H</sub>	$DQ_H$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	$DQ_A$	DQ <sub>A</sub>
Р	DQ <sub>H</sub>	$DQ_H$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	ZZ	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$DQ_A$	$DQ_A$
R	$DQP_D$	DQP <sub>H</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{DD}$	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQP <sub>A</sub>	DQP <sub>E</sub>
Т	DQ <sub>D</sub>	$DQ_D$	$V_{SS}$	NC	NC	MODE	NC	NC	$V_{SS}$	DQ <sub>E</sub>	$DQ_E$
U	$DQ_D$	$DQ_D$	Α	Α	Α	Α	Α	Α	Α	DQ <sub>E</sub>	$DQ_E$
V	DQ <sub>D</sub>	DQ <sub>D</sub>	Α	Α	Α	A1	Α	Α	Α	DQ <sub>E</sub>	DQ <sub>E</sub>
W	DQ <sub>D</sub>	$DQ_D$	TMS	TDI	Α	A0	Α	TDO	TCK	$DQ_E$	$DQ_E$



## **Pin Definitions**

Pin Name	Ю	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. $A_{[1:0]}$ feed the two-bit counter.
$\frac{\overline{BW}_{A}, \overline{BW}_{B}, \overline{BW}_{C}, \overline{BW}_{D},}{BW_{E}, BW_{F}, BW_{G}, BW_{H}}$	Input- Synchronous	Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW <sub>X</sub> and BWE).
CLK	Input- Clock	Clock Input. Captures all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select or deselect the device. ADSP is ignored if CE <sub>1</sub> is HIGH. CE <sub>1</sub> is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	<b>Chip Enable 3 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select or deselect the device. $CE_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the IO pins. When LOW, the IO pins behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input, Active HIGH</b> . When asserted HIGH, places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQ <sub>s</sub>	IO- Synchronous	<b>Bidirectional Data IO Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$ . When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{\text{DQ}}_s$ and $\overline{\text{DQP}}_\chi$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from $\underline{\text{a}}$ deselected state, and when the device is deselected, regardless of the state of $\overline{\text{OE}}$ .
DQP <sub>X</sub>	IO- Synchronous	<b>Bidirectional Data Parity I/O Lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_x$ is controlled by $BW_X$ correspondingly.
MODE	Input-Static	Selects Burst Order. When tied to GND, selects linear burst sequence. When tied to $V_{DD}$ or left floating, selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up.



#### Pin Definitions (continued)

Pin Name	10	Description
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{\mathrm{DDQ}}$	IO Power Supply	Power supply for the IO circuitry.
$V_{SS}$	Ground	Ground for the core of the device.
V <sub>SSQ</sub> <sup>[2</sup>	I/O Ground	Ground for the IO circuitry.
TDO	JTAG Serial Output Synchronous	<b>Serial Data-Out to the JTAG Circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TCK	JTAG Clock	Clock Input to the JTAG Circuit. If the JTAG feature is not used, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	-	<b>No Connects</b> . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CDV}$ ) is 6.5 ns (133-MHz device).

The CY7C1481V33/CY7C1483V33/CY7C1487V33 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses <u>can</u> be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BWX) inputs. A Global Write Enable ( $\overline{\text{GW}}$ ) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable ( $\overline{OE}$ ) provide easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### **Single Read Accesses**

A single read access is initiated <u>when</u> the following <u>conditions</u> are satisfied at clock rise: (1)  $\overline{\text{CE}_{1}}$ ,  $\overline{\text{CE}_{2}}$ , and  $\overline{\text{CE}_{3}}$  are all asserted active, and (2)  $\overline{\text{ADSP or}}$  ADSC is asserted LOW (if the access is initiated by  $\overline{\text{ADSC}}$ , the write inputs must be

deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the  $\overline{\text{OE}}$  input is asserted LOW, the requested data is available at the data outputs a maximum to  $t_{CDV}$  after clock rise.  $\overline{\text{ADSP}}$  is ignored if  $\overline{\text{CE}}_1$  is HIGH.

## Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (2)  $\overline{\text{ADSP}}$  is asserted LOW. The addresses presented are loaded into the address register and the burst inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{\text{X}}$ ) are ignored during this first clock cycle. If the write inputs are asserted active (see "Truth Table for Read/Write" on page 11 for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. Byte writes are supported. All IOs are tri-stated during a byte write. Because this is a common IO device, the asynchronous  $\overline{\text{OE}}$  input signal must be deasserted and the I/Os must be tri-stated before the presentation of data to  $\overline{\text{DQ}}_{\text{S}}$ . As a safety precaution, the data lines are tri-stated after a write cycle is detected, regardless of the state of  $\overline{\text{OE}}$ .

#### Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at  $\underline{clock}$  rise: (1)  $\overline{CE_1}$ ,  $\overline{CE_2}$ , and  $\underline{CE_3}$  are all asserted active, (2)  $\overline{ADSC}$  is asserted LOW, (3)  $\underline{ADSP}$  is deasserted HIGH, and (4) the write input signals ( $\overline{GW}$ ,  $\overline{BWE}$ , and  $\overline{BWX}$ ) indicate a write access.  $\overline{ADSC}$  is ignored if  $\overline{ADSP}$  is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to  $DQ_s$  will be written into the specified address location. Byte writes are supported.

#### Note

2. Applicable for TQFP package. For BGA package  $V_{SS}$  serves as ground for the core and the IO circuitry.



All IOs are tri-stated when a write is detected, even a byte write. Because this is a common IO device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the IOs must be tri-stated before the presentation of data to  $\overline{DQ}_s$ . As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1481V33/CY7C1483V33/CY7C1487V33 provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by A[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

#### Sleep Mode

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed.

Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed.

The device must be deselected before entering the "sleep" mode.  $CE_1$ ,  $CE_2$ ,  $CE_3$ , ADSP, and ADSC must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

## Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		150	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



## **Truth Table**

The truth table for CY7C1481V33, CY7C1483V33, and CY7C1487V33 follows. [3, 4, 5, 6, 7]

Cycle Description	ADDRESS Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power Down	None	Н	Χ	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

#### Notes

- X = Do Not Care, H = Logic HIGH, L = Logic LOW.
   WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.
   The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to enable the outputs to tri-state. OE is a do not care for the remainder of the write cycle.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as outputs when OE is active (LOW).



## **Truth Table for Read/Write**

The read-write truth table for CY7C1481V33 follows. [3, 8]

Function	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ <sub>A</sub> , DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B(DQ <sub>B</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ <sub>A</sub> , DQ <sub>B</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write Byte C (DQ <sub>C</sub> , DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ <sub>C</sub> , DQ <sub>A</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write Bytes C, B (DQ <sub>C</sub> , DQ <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write Bytes C, B, A (DQ <sub>C</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> , DQP <sub>C</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	Н	L	L	L
Write Byte D (DQ <sub>D</sub> , DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ <sub>D</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	Н
Write Bytes D, B, A (DQ <sub>D</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>B</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write Bytes D, B, A (DQ <sub>D</sub> , DQ <sub>C</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	L	L	Н	L
Write Bytes D, C, A (DQ <sub>D</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

#### **Truth Table for Read/Write**

The read-write truth table for CY7C1483V33 follows. [3, 8]

Function	GW	BWE	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A - (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write Byte B - (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

## **Truth Table for Read/Write**

The read-write truth table for CY7C1487V33 follows. [3, 8]

Function	GW	BWE	<b>BW</b> <sub>x</sub> <sup>[9]</sup>
Read	Н	Н	Х
Read	Н	L	All BW = H
Write Byte x – (DQ <sub>x</sub> and DQP <sub>x</sub> )	Н	L	L
Write All Bytes	Н	L	All BW = L
Write All Bytes	L	Х	Х

#### Notes

<sup>8.</sup> Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. An appropriate write is performed based on which byte write is active.

9. BWx represents any byte write signal BW<sub>X</sub>. To enable any byte write BW<sub>X</sub>, a Logic LOW signal must be applied at clock rise. Any number of byte writes can be enabled at the same time for any given write.



### IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1481V33/CY7C1483V33/CY7C1487V33 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 3.3V or 2.5V IO logic levels.

The CY7C1481V33/CY7C1483V33/CY7C1487V33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW ( $V_{SS}$ ) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. At power up, the device comes up in a reset state, which does not interfere with the operation of the device.

## **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. You can leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball serially clocks data-out from the registers. Whether the output is active depends on the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

## **TAP Controller Block Diagram**



#### **Performing a TAP Reset**

To perform a RESET, force TMS HIGH  $(V_{DD})$  for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls, as shown in the "TAP Controller Block Diagram" on page 12. At power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the



IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW  $(\ensuremath{V_{SS}})$  when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The x36 configuration has a 73-bit-long register, and the x18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/ ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the IO ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in "Identification Register Definitions" on page 15.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in "Identification Codes" on page 16. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the IO buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the IO ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state, when the instruction register is placed between TDI and TDO. During this state, instructions are shifted

through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction, which is to be executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction is loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.



After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

#### **BYPASS**


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass

register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

## **TAP Timing**



## **TAP AC Switching Characteristics** Over the Operating Range<sup>[10,11]</sup>

Parameter	Description	Min	Max	Unit
Clock	-	<b>,</b>		I
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
Output Time	es			
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	es			
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Set-up to TCK Rise	5		
<b>Hold Times</b>				
t <sub>TMSH</sub>	TMS hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns

#### Notes

<sup>10.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.


<sup>11.</sup> Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$  n.s.



## 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


## 3.3V TAP AC Output Load Equivalent



## 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

## 2.5V TAP AC Output Load Equivalent



## **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}\text{C} < \text{T}_{\text{A}} < +70^{\circ}\text{C}; \text{V}_{\text{DD}} = 3.135\text{V to } 3.6\text{V unless otherwise noted})^{[12]}$ 

Parameter	Desc	ription	Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}$	$V_{DDQ} = 3.3V$	2.4		V
		$I_{OH} = -1.0 \text{ mA}$	V <sub>DDQ</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	$V_{DDQ} = 3.3V$	2.9		V
			$V_{\rm DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
		I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5V		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V <sub>DD</sub> + 0.3	V
			$V_{\rm DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input LOW Voltage		V <sub>DDQ</sub> = 3.3V	-0.3	0.8	V
			$V_{\rm DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	•	-5	5	μA

## **Identification Register Definitions**

Bit# 24 is "1" in the ID Register definitions for both 2.5V and 3.3V versions of the device.

Instruction Field	CY7C1481V33 (2M x 36)	CY7C1483V33 (4M x18)	CY7C1487V33 (1M x72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24)	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	000001	000001	000001	Defines memory type and architecture
Bus Width/Density (17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Enables unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

#### Note

12. All voltages refer to  $V_{SS}$  (GND).



## **Scan Register Sizes**

Register Name	Bit Size (X36)	Bit Size (X18)	Bit Size (X72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order -165FBGA	73	54	-
Boundary Scan Order -209 BGA	-	-	112

## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures IO ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

## **Boundary Scan Exit Order (2M x 36)**

Bit#	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-Ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10

Bit #	165-Ball ID
41	L10
42	K11
43	J11
44	K10
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10
51	D11
52	C11
53	G10
54	F10
55	E10
56	A10
57	B10
58	A9
59	B9
60	A8
	-



## **Boundary Scan Exit Order (4M x 18)**

Bit #	165-Ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2
14	R4
15	P6
16	R6
17	N6
18	P11

Bit #	165-Ball ID
19	R8
20	P3
21	P4
22	P8
23	P9
24	P10
25	R9
26	R10
27	R11
28	M10
29	L10
30	K10
31	J10
32	H11
33	G11
34	F11
35	E11
36	D11

Bit #	165-Ball ID
37	C11
38	A11
39	A10
40	B10
41	A9
42	В9
43	A8
44	B8
45	A7
46	B7
47	B6
48	A6
49	B5
50	A4
51	В3
52	A3
53	A2
54	B2



## **Boundary Scan Exit Order (1M x 72)**

Bit #	209-Ball ID
1	A1
2	A2
3	B1
4	B2
5	C1
6	C2
7	D1
8	D2
9	E1
10	E2
11	F1
12	F2
13	G1
14	G2
15	H1
16	H2
17	J1
18	J2
19	L1
20	L2
21	M1
22	M2
23	N1
24	N2
25	P1
26	P2
27	R2
28	R1

Bit #	209-Ball ID
29	T1
30	T2
31	U1
32	U2
33	V1
34	V2
35	W1
36	W2
37	T6
38	V3
39	V4
40	U4
41	W5
42	V6
43	W6
44	U3
45	U9
46	V5
47	U5
48	U6
49	W7
50	V7
51	U7
52	V8
53	V9
54	W11
55	W10
56	V11

Bit #	209-Ball ID		
57	V10		
58	U11		
59	U10		
60	T11		
61	T10		
62	R11		
63	R10		
64	P11		
65	P10		
66	N11		
67	N10		
68	M11		
69	M10		
70	L11		
71	L10		
72	P6		
73	J11		
74	J10		
75	H11		
76	H10		
77	G11		
78	G10		
79	F11		
80	F10		
81	E10		
82	E11		
83	D11		
84	D10		

Bit#	209-Ball ID
85	C11
86	C10
87	B11
88	B10
89	A11
90	A10
91	A9
92	U8
93	A7
94	A5
95	A6
96	D6
97	B6
98	D7
99	K3
100	A8
101	B4
102	В3
103	C3
104	C4
105	C8
106	C9
107	B9
108	B8
109	A4
110	C6
111	B7
112	A3



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.3V to +4.6VSupply Voltage on  $V_{DDQ}$  Relative to GND ..... -0.3V to  $+V_{DD}$ DC Voltage Applied to Outputs in Tri-State ...... -0.5V to  $V_{DDQ}$  + 0.5V

DC Input Voltage	0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{DDQ}$
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	–40°C to +85°C		to V <sub>DD</sub>

## **Electrical Characteristics**Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Conditions		Min	Max	Unit
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{\mathrm{DDQ}}$	IO Supply Voltage	For 3.3V I/O		3.135	$V_{DD}$	V
		For 2.5V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	For 3.3V I/O, I <sub>OH</sub> = -4.0 mA		2.4		V
		For 2.5V I/O, I <sub>OH</sub> = -1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	For 3.3V I/O, I <sub>OL</sub> = 8.0 mA			0.4	V
		For 2.5V I/O, I <sub>OL</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage[13]	For 3.3V I/O		2.0	V <sub>DD</sub> + 0.3V	V
		For 2.5V I/O		1.7	V <sub>DD</sub> + 0.3V	V
$V_{IL}$	Input LOW Voltage[13]	For 3.3V I/O		-0.3	0.8	V
		For 2.5V I/O		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current Except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<b>–</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>		-30		μА
		Input = V <sub>DD</sub>			5	μА
	Input Current of ZZ	Input = V <sub>SS</sub>		<b>-</b> 5		μА
		Input = V <sub>DD</sub>			30	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DD_i}$ Output Disable	d	<b>-</b> 5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA,	7.5-ns cycle, 133 MHz		335	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	10-ns cycle, 100 MHz		305	mA
I <sub>SB1</sub>	Automatic CE	Max V <sub>DD</sub> , Device Deselected,	7.5-ns cycle, 133 MHz		200	mA
	Power Down Current—TTL Inputs	$V_{IN} \ge \overline{V}_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	10-ns cycle, 100 MHz		200	mA
I <sub>SB2</sub>	Automatic CE Power Down Current—CMOS Inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ Device Deselected}, \\ \text{V}_{IN} \geq \text{V}_{DD} - \text{0.3V or V}_{IN} \leq \text{0.3V}, \\ \text{f} = \text{0, inputs static} \end{array}$	All speeds		150	mA
I <sub>SB3</sub>	Automatic CE	Max V <sub>DD</sub> , Device Deselected,	7.5-ns cycle, 133 MHz		200	mA
	Power Down Current—CMOS Inputs	$V_{IN} \ge V_{DDQ} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = f_{MAX}$ , inputs switching	10-ns cycle, 100 MHz		200	mA
I <sub>SB4</sub>	Automatic CE Power Down Current—TTL Inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ Device Deselected}, \\ \text{V}_{IN} \geq \text{V}_{DD} - \text{0.3V or V}_{IN} \leq \text{0.3V}, \\ \text{f} = \text{0, inputs static} \end{array}$	All Speeds		165	mA

#### Notes

<sup>13.</sup> Overshoot:  $V_{IH}(AC) < V_{DD}$  +1.5V (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL}(AC) > -2V$  (pulse width less than  $t_{CYC}/2$ ). 14.  $T_{Power-up}$ : assumes a linear ramp from 0V to  $V_{DD}(min)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



### Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Max	165 FBGA Max	209 FBGA Max	Unit
C <sub>ADDRESS</sub>	Address Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	6	6	pF
C <sub>DATA</sub>	Data Input Capacitance	$V_{DD} = 3.3V$ $V_{DDQ} = 2.5V$	5	5	5	pF
C <sub>CTRL</sub>	Control Input Capacitance	ν <sub>DDQ</sub> – 2.5 <b>ν</b>	8	8	8	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	6	6	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	5	5	pF


## **Thermal Resistance**

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	100 TQFP Package	165 FBGA Package	209 FBGA Package	Unit
$\Theta_{\sf JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for	24.63	16.3	15.2	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA/JESD51.	2.28	2.1	1.7	°C/W

## **AC Test Loads and Waveforms**

#### 3.3V IO Test Load



### 2.5V IO Test Load





## **Switching Characteristics**

Over the Operating Range.[15, 16]

<b>B</b>	Book Book	133 MHz		100 MHz		11.24
Parameter	Description	Min	Max	Min Max		Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the First Access <sup>[17]</sup>	1		1		ms
Clock		<b>'</b>		•	· •	.1
t <sub>CYC</sub>	Clock Cycle Time	7.5		10		ns
t <sub>CH</sub>	Clock HIGH	2.5		3.0		ns
t <sub>CL</sub>	Clock LOW	2.5		3.0		ns
Output Times	•	•	•	•		
t <sub>CDV</sub>	Data Output Valid After CLK Rise		6.5		8.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.5		2.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[18, 19, 20]</sup>	3.0		3.0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[18, 19, 20]</sup>		3.8		4.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.0		3.8	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[18, 19, 20]</sup>	0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[18, 19, 20]</sup>		3.0		4.0	ns
Setup Times	•	•	•	•		
t <sub>AS</sub>	Address Setup Before CLK Rise	1.5		1.5		ns
t <sub>ADS</sub>	ADSP, ADSC Setup Before CLK Rise	1.5		1.5		ns
t <sub>ADVS</sub>	ADV Setup Before CLK Rise	1.5		1.5		ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> Setup Before CLK Rise	1.5		1.5		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Setup	1.5		1.5		ns
Hold Times	•	•	•	•		
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.5		0.5		ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> Hold After CLK Rise	0.5		0.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5		0.5		ns

<sup>15.</sup> Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V.

16. Test conditions shown in (a) of "AC Test Loads and Waveforms" on page 20 unless otherwise noted.

17. This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD</sub>(minimum) initially, before a read or write operation can be initiated.

<sup>18.</sup> t<sub>CHZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of "AC Test Loads and Waveforms" on page 20. Transition is measured ±200 mV from steady-state voltage.


19. At any supplied voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.

<sup>20.</sup> This parameter is sampled and not 100% tested.



## **Timing Diagrams**

Figure 1. Read Cycle Timing<sup>[21]</sup>




Note 21. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH.



## Timing Diagrams (continued)

Figure 2. Write Cycle Timing<sup>[21, 22]</sup>




#### Note

22. Full width write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW, and  $\overline{\text{BW}}_{X}$  LOW.



## Timing Diagrams (continued)

Figure 3. Read/Write Cycle Timing<sup>[21, 23, 24]</sup>




#### Notes

23. The data bus (Q) remains in High-Z following a write cycle, unless a new read access is initiated by ADSP or ADSC. 24.  $\overline{\text{GW}}$  is HIGH.



## Timing Diagrams (continued)

Figure 4. ZZ Mode Timing<sup>[25, 26]</sup>



#### Notes

25. Device must be deselected when entering ZZ mode. See "Truth Table" on page 10 for all possible signal conditions to deselect the device. 26. DQs are in High-Z when exiting ZZ sleep mode.



## **Ordering Information**


Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.


Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range	
133	CY7C1481V33-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-free	Commercial	
	CY7C1483V33-133AXC				
	CY7C1481V33-133BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	]	
	CY7C1483V33-133BZC				
	CY7C1481V33-133BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-free	]	
	CY7C1483V33-133BZXC				
	CY7C1487V33-133BGC	51-85167	209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)	]	
	CY7C1487V33-133BGXC		209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Pb-free		
	CY7C1481V33-133AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-free	Industrial	
	CY7C1483V33-133AXI				
	CY7C1481V33-133BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)		
	CY7C1483V33-133BZI				
	CY7C1481V33-133BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-free		
	CY7C1483V33-133BZXI				
	CY7C1487V33-133BGI	51-85167	209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)	]	
	CY7C1487V33-133BGXI		209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Pb-free		
100	CY7C1481V33-100AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-free	Commercial	
	CY7C1483V33-100AXC				
	CY7C1481V33-100BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)		
	CY7C1483V33-100BZC				
	CY7C1481V33-100BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-free		
	CY7C1483V33-100BZXC				
	CY7C1487V33-100BGC	51-85167	209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)		
	CY7C1487V33-100BGXC		209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Pb-free		
	CY7C1481V33-100AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-free	Industrial	
	CY7C1483V33-100AXI				
	CY7C1481V33-100BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)		
	CY7C1483V33-100BZI				
	CY7C1481V33-100BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-free		
	CY7C1483V33-100BZXI				
	CY7C1487V33-100BGI	51-85167	209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)		
	CY7C1487V33-100BGXI	]	209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Pb-free		




## **Package Diagrams**

Figure 5. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm), 51-85050







NOTE:


- 1. JEDEC STD REF MS-026
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
   MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
   BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85050-\*B



## Package Diagrams (continued)


## Figure 6. 165-Ball FBGA (15 x 17 x 1.4 mm), 51-85165





### Package Diagrams (continued)

Figure 7. 209-Ball FBGA (14 x 22 x 1.76 mm), 51-85167



i486 is a trademark and Intel and Pentium are registered trademarks of Intel Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.



### **Document History Page**

Document Title: CY7C1481V33/CY7C1483V33/CY7C1487V33, 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM Document Number: 38-05284 Orig. of REV. ECN NO. **Issue Date Description of Change** Change 114671 08/12/02 PKS New Data Sheet \*A 118283 01/27/03 **HGK Updated Ordering Information** Updated the features for package offering Changed from Advance Information to Preliminary \*B 233368 See ECN NJY Changed timing diagrams Changed logic block diagrams Modified Functional Description Modified "Functional Overview" section Added boundary scan order for all packages Included thermal numbers and capacitance values for all packages Included IDD and ISB values Removed 150-MHz speed grade offering Changed package outline for 165FBGA package and 209-ball BGA Removed 119-BGA package offering \*C SYT 299452 See ECN Removed 117-MHz Speed Bin Changed  $\Theta_{JA}$  from 16.8 to 24.63 °C/W and  $\Theta_{JC}$  from 3.3 to 2.28 °C/W for 100 TQFP Package on Page # 21 Added lead-free information for 100-Pin TQFP, 165 FBGA and 209 BGA Added comment of 'Lead-free BG packages availability' below the Ordering Information \*D PCI Address expansion pins/balls in the pinouts for all packages are modified 323080 See ECN as per JEDEC standard Added Address Expansion pins in the Pin Definitions Table Modified V<sub>OL</sub>, V<sub>OH</sub> test conditions Removed comment of 'Lead-free BG packages availability' below the Ordering Information **Updated Ordering Information Table** \*E 416193 See ECN **NXR** Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed the description of I<sub>X</sub> from Input Load Current to Input Leakage Current on page# 19 Changed the  $I_X$  current values of MODE on page # 19 from -5  $\mu$ A and 30 μΑ to -30 μA and 5 μA

to -5  $\mu$ A and 30  $\mu$ A

Information table

Converted from Preliminary to Final

AC Switching Characteristics table Updated the Ordering Information table

Added footnote #2 related to V<sub>SSO</sub>

Corrected the typo in the 209-Ball FBGA pinout. (Corrected the ball name H9 to V<sub>SS</sub> from V<sub>SSQ</sub>).

Changed the  $I_X$  current values of ZZ on page # 19 from -30  $\mu$ A and 5  $\mu$ A

Changed  $V_{IH} \le \dot{V}_{DD}$  to  $V_{IH} < V_{DD}$  on page # 19 Replaced Package Name column with Package Diagram in the Ordering

Added the Maximum Rating for Supply Voltage on  $V_{DDQ}$  Relative to GND Changed  $t_{TH}$ ,  $t_{TL}$  from 25 ns to 20 ns and  $t_{TDOV}$  from 5 ns to 10 ns in TAP

470723

486690

1062041

See ECN

See ECN

See ECN

VKN

VKN

VKN/KKVTMP

\*F

\*G

\*Н